This Is a Exclusive sort of go through cycle implicitly dealt with into the interrupt controller, which returns an interrupt vector. The 32-little bit deal with discipline is overlooked. Just one possible implementation is to crank out an interrupt accept cycle on an ISA bus using a PCI/ISA bus bridge. https://nathanlabsadvisory.com/achieve-pci-dss-compliance-in-the-usa-secure-your-business-today/